

FIG. 1




Figure 1

102




Figure 2




FIG. 3

This Multiplier has a 3-40MHz clock delay

Reset to "7936" at the beginning of every burst. Then updated every 4-40MHz (or every 2-symbol periods) clocks

mu is the following:  
 1x  
 1.5x  
 2x  
 4x

ADAPTATION FACTOR

930

Digital Equalizer

Tap 4

Tap 5

9-MSBs unsigned scalar

Saturate between 7900 and 11572

Register

Register

ABS from 13-MSBs of 625(tap 4) + tap 5

253

Register enabled every 4-40MHz Clock Cycles

This circuit updates output every 100ns (256 = gain of 1)

Register enabled every 4-40MHz Clock Cycles

FIGURE 4




Figure 5




Figure 6

Cable Length	BER with Preamble Type 1	BER with Preamble Type 2	RS Error Rate with Preamble Type 1	RS Error Rate with Preamble Type 2
1000FT	5.42e-4	4.22e-4	6e-6	No Error over a million bursts.
2000FT	8.88e-4	6.55e-4	1.2e-4	1.6e-5

Figure 7

**\*\* Note Sign Change Due to Complex Conjugate**






Figure 8



$$y_k = e^{j\theta} \sum_{j=-2N}^{2N} x_{k-j} h_j,$$



$$S_k = \sum_{j=-N}^N x_{k-j} a_j$$

Figure 9






Figure 10

FIGURE 11




FIGURE 11




FIGURE 12

# DIGITAL EQUIPMENT PARAMETER STORAGE AND RECOVERY




FIG. 13




FIGURE 14